var searchData=
[
  ['x_0',['X',['../page_build_guide.html#build_instructions_osx',1,'Build Instructions (Mac OS X)'],['../page_install.html#install_osx',1,'Installation on Mac OS X']]],
  ['x_20calibration_20data_20to_20uhd_204_1',['Converting UHD 3.x calibration data to UHD 4',['../page_calibration.html#calibration_data_csv',1,'']]],
  ['x_20series_20device_200_3a_2',['Configuration for USRP-X Series device 0:',['../page_usrp_x3x0.html#autotoc_md69',1,'']]],
  ['x_20series_20device_201_3a_3',['Configuration for USRP-X Series device 1:',['../page_usrp_x3x0.html#autotoc_md70',1,'']]],
  ['x_20series_20devices_4',['USRP X-Series Devices',['../page_devices.html#autotoc_md4',1,'']]],
  ['x_20series_20pcie_20connectivity_5',['NI RIO Kernel Modules for X-Series PCIe Connectivity',['../page_ni_rio_kernel.html',1,'page_usrp_x3x0']]],
  ['x_20specific_20notes_6',['Mac OS X specific notes',['../page_transport.html#transport_udp_osx',1,'']]],
  ['x11_20xquartz_20or_20terminal_7',['X11/XQuartz or Terminal',['../page_build_guide.html#autotoc_md83',1,'']]],
  ['x300_8',['X310/X300',['../page_rdtesting.html#autotoc_md28',1,'']]],
  ['x300_20and_20usrp2_20n210_20series_20compat_20numbers_9',['X300 and USRP2/N210 Series Compat Numbers',['../page_compat.html#compat_x3u2',1,'']]],
  ['x300_20x310_10',['X300 X310',['../page_usrp_x3x0.html#autotoc_md58',1,'Installing the USRP X300/X310'],['../page_usrp_x3x0.html#autotoc_md64',1,'Installing the USRP X300/X310'],['../page_usrp_x3x0.html#autotoc_md68',1,'Installing the USRP X300/X310']]],
  ['x300_20x310_20kit_11',['Assembling the X300/X310 kit',['../page_usrp_x3x0.html#x3x0_getting_started_assembling',1,'']]],
  ['x310_12',['X310',['../page_usrp_x3x0.html#autotoc_md58',1,'Installing the USRP X300/X310'],['../page_usrp_x3x0.html#autotoc_md64',1,'Installing the USRP X300/X310'],['../page_usrp_x3x0.html#autotoc_md68',1,'Installing the USRP X300/X310']]],
  ['x310_20kit_13',['Assembling the X300/X310 kit',['../page_usrp_x3x0.html#x3x0_getting_started_assembling',1,'']]],
  ['x310_20x300_14',['X310/X300',['../page_rdtesting.html#autotoc_md28',1,'']]],
  ['x3x0_20front_20panel_20gpio_15',['X3x0 Front Panel GPIO',['../page_gpio_api.html#xgpio_fpanel_gpio',1,'']]],
  ['x3x0_20models_16',['Internal GPSDO Application Notes (USRP-X3x0 Models)',['../page_gpsdo_x3x0.html',1,'page_usrp_x3x0']]],
  ['x3x0_20n3xx_20series_20e320_17',['RFNoC Devices (X440, X410, X3x0, N3xx Series, E320)',['../page_stream.html#stream_remote_rfnoc',1,'']]],
  ['x3x0_20series_18',['X3x0 Series',['../page_usrp_x3x0_config.html',1,'System Configuration for USRP X3x0 Series'],['../page_usrp_x3x0.html',1,'USRP X3x0 Series']]],
  ['x3x0_20targets_20and_20outputs_19',['X3x0 Targets and Outputs',['../md_usrp3_2build__instructions.html#autotoc_md131',1,'']]],
  ['x3x0_20usrp_20from_20uhd_20',['Using an X3X0 USRP from UHD',['../page_usrp_x3x0.html#x3x0_usage',1,'']]],
  ['x3x0_20with_20sbx_20or_20ubx_21',['X3x0 with SBX or UBX',['../page_rdtesting.html#rdtesting_phase_rx_X3x0_sbx_ubx',1,'']]],
  ['x3x0_20with_20twinrx_22',['X3x0 with TwinRX',['../page_rdtesting.html#rdtesting_phase_rx_X3x0_twinrx',1,'']]],
  ['x3x0_3a_201_20gige_20interface_23',['USRP X3x0: 1 GigE Interface',['../page_rdtesting.html#autotoc_md19',1,'']]],
  ['x3x0_3a_2010_20gige_20interface_24',['USRP X3x0: 10 GigE Interface',['../page_rdtesting.html#autotoc_md18',1,'']]],
  ['x3x0_3a_20pcie_20interface_25',['USRP X3x0: PCIe Interface',['../page_rdtesting.html#autotoc_md20',1,'']]],
  ['x400_5fgpio_5fapi_2edox_26',['x400_gpio_api.dox',['../x400__gpio__api_8dox.html',1,'']]],
  ['x410_20x3x0_20n3xx_20series_20e320_27',['RFNoC Devices (X440, X410, X3x0, N3xx Series, E320)',['../page_stream.html#stream_remote_rfnoc',1,'']]],
  ['x440_20x410_20x3x0_20n3xx_20series_20e320_28',['RFNoC Devices (X440, X410, X3x0, N3xx Series, E320)',['../page_stream.html#stream_remote_rfnoc',1,'']]],
  ['x4x0_29',['MPM Devices (N310, E320, X4x0)',['../page_compat.html#compat_mpm',1,'']]],
  ['x4x0_20front_20panel_20gpio_30',['X4x0 Front Panel GPIO',['../page_x400_gpio_api.html#x4x0gpio_fpanel',1,'The X4x0 Front Panel GPIO'],['../page_x400_gpio_api.html#x4x0gpio_fpanel_gpio',1,'X4x0 Front Panel GPIO']]],
  ['x4x0_20gpio_20api_31',['X4x0 GPIO API',['../page_x400_gpio_api.html',1,'']]],
  ['x4x0_20spi_20mode_32',['The x4x0 SPI Mode',['../page_x400_gpio_api.html#x4x0_spi_iface',1,'']]],
  ['x4x0_20targets_20and_20outputs_33',['X4x0 Targets and Outputs',['../md_usrp3_2build__instructions.html#autotoc_md143',1,'']]],
  ['xa_34',['XA',['../page_rdtesting.html#autotoc_md35',1,'']]],
  ['xcode_35',['Xcode',['../page_build_guide.html#autotoc_md84',1,'']]],
  ['xcvr_202450_36',['XCVR 2450',['../page_dboards.html#dboards_xcvr',1,'']]],
  ['xcvr_20board_37',['XCVR board',['../page_dboards.html#dboards_e300',1,'E310 MIMO XCVR board'],['../page_dboards.html#dboards_fbx',1,'FBX XCVR board'],['../page_dboards.html#dboards_n310',1,'N310 XCVR board'],['../page_dboards.html#dboards_zbx',1,'ZBX XCVR board']]],
  ['xcvr_5fdboard_5fbase_38',['xcvr_dboard_base',['../classuhd_1_1usrp_1_1xcvr__dboard__base.html',1,'uhd::usrp::xcvr_dboard_base'],['../classuhd_1_1usrp_1_1xcvr__dboard__base.html#a6356d55d86cd087add4d4494ec0d63f0',1,'uhd::usrp::xcvr_dboard_base::xcvr_dboard_base()']]],
  ['xfer_5fcount_5fbytes_39',['xfer_count_bytes',['../classuhd_1_1rfnoc_1_1chdr_1_1strs__payload.html#aaf5d8fa20953de1eabf040745941d843',1,'uhd::rfnoc::chdr::strs_payload']]],
  ['xfer_5fcount_5fpkts_40',['xfer_count_pkts',['../classuhd_1_1rfnoc_1_1chdr_1_1strs__payload.html#ae6363cc3a0404f5c310c336f94b86e41',1,'uhd::rfnoc::chdr::strs_payload']]],
  ['xg_41',['XG',['../page_rdtesting.html#autotoc_md30',1,'XG'],['../page_rdtesting.html#autotoc_md33',1,'XG'],['../page_rdtesting.html#autotoc_md39',1,'XG'],['../page_rdtesting.html#autotoc_md47',1,'XG']]],
  ['xilinx_20bitfile_42',['Probe Xilinx bitfile',['../md_usrp3_2vivado__env__utils.html#autotoc_md252',1,'']]],
  ['xilinx_20chipscope_43',['Xilinx Chipscope',['../page_usrp_e3xx.html#e31x_hw_chipscope',1,'Debugging custom FPGA designs with Xilinx Chipscope'],['../page_usrp_x3x0.html#x3x0_hw_chipscope',1,'Debugging custom FPGA designs with Xilinx Chipscope']]],
  ['xilinx_20fpga_20builds_44',['Xilinx FPGA builds',['../page_images.html#images_building_xilinx',1,'']]],
  ['xilinx_20ise_20make_20options_45',['Xilinx ISE Make Options',['../md_usrp3_2build__instructions.html#autotoc_md148',1,'']]],
  ['xilinx_20ise_20only_20for_20b200_20series_46',['Build Instructions (Xilinx ISE only, for B200 series)',['../md_usrp3_2build__instructions.html#autotoc_md122',1,'']]],
  ['xilinx_20tools_47',['Download and Install Xilinx Tools',['../md_usrp3_2build__instructions.html#autotoc_md112',1,'']]],
  ['xilinx_20vivado_20make_20options_48',['Xilinx Vivado Make Options',['../md_usrp3_2build__instructions.html#autotoc_md147',1,'']]],
  ['xilinx_20vivado_20only_49',['Build Instructions (Xilinx Vivado only)',['../md_usrp3_2build__instructions.html#autotoc_md116',1,'']]],
  ['xilinx_20vivado_20xsim_50',['Using Xilinx Vivado XSim',['../md_usrp3_2sim_2running__testbenches.html#autotoc_md206',1,'']]],
  ['xq_51',['XQ',['../page_rdtesting.html#autotoc_md40',1,'']]],
  ['xquartz_20or_20terminal_52',['X11/XQuartz or Terminal',['../page_build_guide.html#autotoc_md83',1,'']]],
  ['xsim_53',['Using Xilinx Vivado XSim',['../md_usrp3_2sim_2running__testbenches.html#autotoc_md206',1,'']]],
  ['xstr_54',['XSTR',['../config_8hpp.html#aa1a519fd32410ce257ca4a54477bd454',1,'config.hpp']]]
];
